


# Wistron Confidential

## PV

2009/10/19

REV : PV-01

<http://hobi-elektronika.net>

<Variant Name>			
		Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
S-Class Intel			
Size	Document Number	Rev	
A3	S-Class Intel	SD	
Date:	Wednesday, October 28, 2009	Sheet	1 of 62

# Intel Calpella Arrandale Block Diagram

**Clock Generator**  
**ICS9LRS3197** 23

**DDRIII Slot 0**  
**800/1066/1333** 12

**DDRIII Slot 1**  
**800/1066/1333** 13

**Intel CPU**  
**Arrandale**  
4, 5, 6, 7, 8, 9, 10

**VRAM**  
**64MBx16** 29

**VRAM**  
**64MBx16** 30

DDR3

DDR3

**ATI M93-S3**  
24, 25, 26, 27, 28

R.G.B

LVDS

HDMI

**CRT**  
**1600X1200@75** 31

**LCD**  
**WXGA+** 32

**HDMI** 33

FDI x4  
DMI x4

**Intel PCH**  
14 USB 2.0/1.1 ports  
ETHERNET (10/100/1000Mb)  
High Definition Audio  
6 SATA ports  
8 PCIE ports  
ACPI 1.1  
LPC I/F  
PCI/PCI BRIDGE  
14, 15, ..., 21, 22

**CRT**  
**1600X1200@75** 31

**LCD**  
**WXGA+** 32

**HDMI** 33

**RealTek**  
**RTSS138**  
**CardReader** 38

**RealTek**  
**RTL8151DH**  
**10/100/1000** 36

**MODEM**  
**MDC V1.5**  
**HP Vulcan** 47

**AUDIO CODEC**  
**IDT 92HD80** 41

**SD/MMC**  
**MS/MS Pro/xD** 38

**RJ45**  
**CONN** 37

**RJ11**  
**CONN**

**DIGITAL**  
**MIC**

**MIC IN**

**HEADPHONE**

**2CH SPEAKER**

**Pre-AMP**  
**TLV2462** 42

**G577DSR91U** 35

**Express Card** 35

**Mini-Card**  
**WLAN** 39

**Mini-Card**  
**WWAN** 40

**SIM Card** 40

**Thermal Sensor**  
**GMT G781** 11

**Accelerometer**  
**ST HP302DL** 39

**Fringier printer**  
**VFS451** 34

**CAMERA** 32

**BLUETOOTH** 43

**USB x 3** 44

**SYSTEM DC/DC**  
**RT8207GQW**  
INPUTS OUTPUTS  
DCBATOUT +1.5VU  
+1.5VU +0.75VS 56

**SYSTEM DC/DC**  
**RT8208AGQW**  
INPUTS OUTPUTS  
DCBATOUT +VGA\_CORE 59

**HDD** 35

**ODD** 35

**e-SATA** 44

**LPC debug** 45

**KBC**  
**SMSC KBC1098** 46

**Flash ROM**  
**4 MB** 45

**Touch**  
**PAD** 47

**Int.**  
**KB** 47

SYSTEM DC/DC RT8205A	
INPUTS	OUTPUTS
DCBATOUT	+5VALW +3VALW +3VL 53
SYSTEM DC/DC RT8209B	
INPUTS	OUTPUTS
DCBATOUT	+1.05VS_VTT +1.05VS 58
SYSTEM DC/DC ADP3211MNR2G	
INPUTS	OUTPUTS
DCBATOUT	+VCC_GFX_CORE 55
TI CHARGER BQ24740	
INPUTS	OUTPUTS
DCBATOUT	BT+ 18V 3.0A 5V 100mA 52
CPU DC/DC ADP3212MNR2G	
INPUTS	OUTPUTS
DCBATOUT	+VCC_CORE 0.844~1.3V 65A 54
SYSTEM DC/DC APL5930/APL5930	
INPUTS	OUTPUTS
+3VS	+1.8VS_NB +1.8VS_VGA
+1.5VS	+1.1V_REG 57
PCB 6 LAYER	
L1: Signal 1	
L2: GND	
L3: Signal 2	
L4: Signal 3	
L5: VCC	
L6: Signal 4	

<Core Design>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title	Block Diagram	
Size A3	Document Number	Rev
	<b>S-Class Intel</b>	<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet 2 of 62

<http://hobi-elektronika.net>

## PCH Strapping

Calpella Schematic Checklist Rev.0\_7

Name	Schematics Notes
SPKR	Reboot option at power-up Default Mode: Internal weak Pull-down. No Reboot Mode with TCO Disabled: Connect to Vcc3_3 with 8.2-kΩ - 10-kΩ weak pull-up resistor.
INIT3_3V#	Weak internal pull-down. Do not pull high.
GNT3#/ GPIO55	Default Mode: Internal pull-up. Low (0) = Top Block Swap Mode (Connect to ground with 4.7-kΩ weak pull-down resistor).
INTVRMEN	High (1) = Integrated VRM is enabled Low (0) = Integrated VRM is disabled
GNT0#, GNT1#	Default (SPI): Left both GNT0# and GNT1# floating. No pull up required. Boot from PCI: Connect GNT1# to ground with 1-kΩ pull-down resistor. Leave GNT0# Floating. Boot from LPC: Connect both GNT0# and GNT1# to ground with 1-kΩ pull-down resistor.
GNT2#/ GPIO53	Default - Internal pull-up. Low (0) = Configures DMI for ESI compatible operation (for servers only. Not for mobile/desktops).
GPIO33	Default: Do not pull low. Disable ME in Manufacturing Mode: Connect to ground with 1-kΩ pull-down resistor.
SPI_MOSI	Enable iTPM: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable iTPM: Left floating, no pull-down required.
NV_ALE	Enable Danbury: Connect to Vcc3_3 with 8.2-kΩ weak pull-up resistor. Disable Danbury: Connect to ground with 4.7-kΩ weak pull-down resistor.
NC_CLE	Weak internal pull-up. Do not pull low.
HAD_DOCK_EN# /GPIO[33]	Low (0): Flash Descriptor Security will be overridden. High (1): Flash Descriptor Security will be in effect.
HDA_SDO	Weak internal pull-down. Do not pull high.
HDA_SYNC	Weak internal pull-down. Do not pull high.
GPIO15	Weak internal pull-down. Do not pull high.
GPIO8	Weak internal pull-up. Do not pull low.
GPIO27	Default = Do not connect (floating) High(1) = Enables the internal VccVRM to have a clean supply for analog rails. No need to use on-board filter circuit. Low (0) = Disables the VccVRM. Need to use on-board filter circuits for analog rails.

## PCIE Routing page 15

LANE2	EXP
LANE4	WLAN
LANE6	LAN

## USB Table page 18

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

## Processor Strapping

Calpella Schematic Checklist Rev.0\_7

Pin Name	Strap Description	Configuration (Default value for each bit is 1 unless specified otherwise)	Default Value
CFG[4]	Embedded DisplayPort Presence	1: Disabled - No Physical Display Port attached to Embedded DisplayPort. 0: Enabled - An external Display Port device is connected to the Embedded Display Port.	1
CFG[3]	PCI-Express Static Lane Reversal	1: Normal Operation. 0: Lane Numbers Reversed 15 -> 0, 14 -> 1, ...	1
CFG[0]	PCI-Express Configuration Select	1: Single PCI-Express Graphics 0: Bifurcation enabled	1
CFG[7]	Reserved - Temporarily used for early Clarksfield samples.	Clarksfield (only for early samples pre-ES1) - Connect to GND with 3.01K Ohm/5% resistor Note: Only temporary for early CFD samples (rPGA/BGA) [For details please refer to the WW33 MoW and sighting report]. For a common motherboard design (for AUB and CFD), the pull-down resistor should be used. Does not impact AUB functionality.	0


090901-1

SMBUS Control Table

	SOURCE	BATT	THERMAL SENSOR	CLK GEN	SODIMM	G-SENSOR	SMSC1098	M93
AB1A_DATA AB1A_CLK	SMSC1098	V	X	X	X	X	X	X
SML1CLK SML1DATA	Calpella	X	X	X	X	X	V	V
PCH_SMB_DATA PCH_SMB_CLK	Calpella	X	V	V	V	V	X	X


<http://hobi-elektronika.net>

<Core Design>

		<b>Wistron Incorporated</b> 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<b>Notes List</b>			
Size A3	Document Number	<b>S-Class Intel</b>	
Date:	Wednesday, October 28, 2009	Sheet	3 of 62

## CPU(1/7)

4


<http://hobi-elektronika.net>

&lt;Core Design&gt;

**wistron**




 Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title		CPU (1/7)-PEG / DMI / FDI		Rev
Size	Document Number	S-Class Intel		SD
Date	Wednesday, October 28, 2009	Sheet	4	of 62

# CPU(2/7)



5

## Processor Compensation Signals



B

A



<http://hobi-elektronika.net>

**Wistron**

21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

**CPU (2/7)-HOST**


**S-Class Intel**

Rev SD

Date: Wednesday, October 28, 2009 Sheet 5 of 62

## CPU(3/7)

6


<http://hobi-elektronika.net>

**wistron** Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title: **CPU (3/7)-MEM INTERFACE**

Size: A3 Document Number: **S-Class Intel** Rev: SD


Date: Wednesday, October 28, 2009 Sheet: 6 of 62



The decoupling capacitors, filter recommendations and sense resistors on the CPU/PCH Rails are specific to the CRB Implementation. Customers need to follow the recommendations in the Calpella Platform Design Guide.

Please note that the VTT Rail values are  
Auburndale VTT=1.05V  
Clarksfield VTT=1.1V







Title			
<b>CPU (5/7)-Graphic POWER</b>			
Size	Document Number		Rev
A3		<b>S-Class Intel</b>	su
Date:	Wednesday, October 28, 2009	Sheet	8 of 62



## CPU(6/7)



All NCTF pins should be Test Points and should be routed as trace.

VSS\_NCTF#AR34  
VSS\_NCTF#B34  
VSS\_NCTF#B2

AR34 VSS\_NCTF 1  
B34 VSS\_NCTF 2  
B2 VSS\_NCTF 3

TP8  
TP14  
TP12


TPAD14-GP  
TPAD14-GP  
TPAD14-GP

B1 TP MCP VSS\_NCTF7  
A35 TP MCP VSS\_NCTF1  
AT1 TP MCP VSS\_NCTF2  
AT35 TP MCP VSS\_NCTF6

090901-1

RSVD\_NCTF#AT33  
RSVD\_NCTF#AT34  
RSVD\_NCTF#AP35  
RSVD\_NCTF#AR35  
RSVD\_NCTF#AT3  
RSVD\_NCTF#AR1  
RSVD\_NCTF#AP1  
RSVD\_NCTF#AT2  
RSVD\_NCTF#C1  
RSVD\_NCTF#A3  
RSVD\_NCTF#C35  
RSVD\_NCTF#B35  
RSVD\_NCTF#A34  
RSVD\_NCTF#A33

NCTF TEST PIN:  
A35,AT1,AT35,B1,A3,A33,A34,AP1,AP35,  
AR1,AR35,AT2,AT3,AT33,AT34,B35,C1,C35





<Core Design>

**wistron**


Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title			Rev
CPU (6/7)-VSS			SD
Size	Document Number	Date	
A3		Wednesday, October 28, 2009	
Sheet		9	of 62


## CPU(7/7)

SO-DIMM VREFDQ (M3) Circuit  
for Clarksfield Processor


#### 4 WIRE PWM Fan Control circuit



### T8 H/W Shutdown Control circuit




## Thermal IC Control circuit



<http://hobi-elektronika.net>

## DIMM2





H = 9.2mm

DDR3-2400 1.5V  
 62.10017.111<http://nobi-elektronika.net>



INTVRMEN- Integrated SUS  
1.1V VRM Enable  
High - Enable internal VRs













**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

<http://hobi-elektronika.net>




# PCH(5/9)







18



BOOT BIOS Strap		
PCI_GNT#0	PCI_GNT#1	BOOT BIOS Location
0	0	LPC(Default)
0	1	Reserved
1	0	PCI
1	1	SPI



45 CLK\_PCI\_DB  
15 CLK\_PCI\_FB  
46 CLK\_PCI\_KBC



A16 swap override Strap/top-Block  
Swap Override jumper





PCI\_GNT#3

<http://hobi-elektronika.net>

PCI

USB

NVRAM



090821-1-SI

090901-1

090901-1

DMI Termination Voltage	
NV_CLE	Set to Vss when Low. Set to Vcc when High.

Danbury Technology:	
Disabled when Low. Enable when High.	

USB

Pair	Device
0	External USB2
1	USB1 (Debug port)
2	ESATA USB4
3	Card Reader
4	NEW CARD
5	FREE
6	WLAN
7	FREE
8	BLUETOOTH
9	WWAN
10	Fingerprint
11	External USB3
12	CAMERA
13	FREE

External USB2

USB1

ESATA USB4

Card Reader

NEW CARD

WLAN

BLUETOOTH

WWAN

Fingerprint

External USB3

CAMERA

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1

091019-1


091019-1

091019-1

091019-1

091019-1

091019-1



&lt;Core Design&gt;

**wistron**

 Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei

Title	<b>PCH (6/9)-GPIO</b>		
Size	Document Number	<b>S-Class Intel</b>	
A3			Rev
Date:	Wednesday, October 28, 2009	Sheet	19 of 62
			<b>SD</b>



**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

<http://hobi-elektronika.net>












FSC	0	1
SPEED	133MHz (Default)	100MHz




*Clock Gen. Eable*



*Clock Gen. Crystal*









<Core Design>



CONFIGURATION STRAPS			0 = DON'T INSTALL RES 1 = INSTALL 10K RES X = DESIGN DEPENDANT NA = NOT APPLICABLE
STRAPS	PIN	DESCRIPTION OF DEFAULT SETTINGS	M93-S3
TX_PWRS_ENB	GPIO0	POE FULL TX OUTPUT SWING	X
TX_DEEMPH_EN	GPIO1	POE TRANSMITTER DE-EMPHASIS ENABLED	X
BP_GEN2_EN_A	GPIO2	POE GEN2 ENABLED	X
RSVD	GPIO8		0
BP_VGA_DIS	GPIO28	VGA ENABLED	0
RSVD	GPIO21		0
BIOS_ROM_EN	GPIO_22_ROMCSB	ENABLE EXTERNAL BIOS ROM	X
ROM ID CFG(2:0)	GPIO(13:11)	SERIAL ROM TYPE OR MEMORY APERTURE SIZE SELECT	XXX
VIP_DEVICE_STRAP_ENA	V25VNC	IGNORE VIP DEVICE STRAPS	XXX
RSVD	GENERICC		0
AUX1[0]	HSYNC	AUX1[0] AUDIO[0]	0
AUX0[0]	VSYSNC	AUX0[0] AUDIO[0]	XX

Aperture Config.	M93S3	Strapping	64MB	128MB	256MB
FIN	GPIO	VRAM	VRAM	VRAM	VRAM
CONFIG0	GPIO_11	R243	0	0	1
CONFIG1	GPIO_12	R246	1	0	0
CONFIG2	GPIO_13	R250	0	0	0


VRID	3210	Vendor	Type	Vendor P/N
0000	Hynix Orion-die	64*16-800MHZ	H5TQ1G63BFR-12C	
0001	Samsung E-die	64*16-800MHZ	K4W1G1646E-HC12	



<http://hobi-elektronika.net>



*M93 GPU(4/5)*



NOTE:1: DPx\_VDD18 and DPx\_PVDD Rails  
can be join together and remove Decoupling  
Capacitors and BEAD for DPx\_PVDD if  
signal integrity for DP lanes are OK.

NOTE:2: DPA\_VDD10 / DPB\_VDD10 and DPE\_VDD10 / DPF\_VDD10 Rails can be join together and remove Decoupling Capacitors and BEAD for one rail of each pair if signal integrity for DP lanes are OK.  
We also need to Change BEAD to minimum 400mA rating.

NOTE:3: DPx VDD18 Rails can be join together as shown in schematic for Dual -Link DVI or LVDS setting and remove DecouplingCapacitors and BEAD of any one rail of the pair if signal integrity for DP lanes are OK. We need at least 500mA Bead to supportjoin rails.

<http://hobi-elektronika.net>

&lt;Core Design&gt;




**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title			
<b>VGA-POWER/GND(4/5)</b>			
Size	Document Number		Rev
A3		<b>S-Class Intel</b>	SI
Date:	Wednesday, October 28, 2009	Sheet	27 of 62



GPU(5/5)




<http://hobi-elektronika.net>



**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Size A3	Document Number <b>S-Class Intel</b>	Rev SD
Date: Wednesday, October 28, 2009	Sheet 20 of 62	





&lt;Core Design&gt;


**wistron**

 Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei


Title		VGA-MEMORY/STRAPS(4/4)	
Size	A3	Document Number	S-Class Intel
Date:	Wednesday, October 28, 2009	Sheet	30 of 62
		Rev	SD

# CRT I/F & CONNECTOR


31




## DDC&HSYNC&VSYNC



## ESD






<Core Design>				Wistron Incorporated 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title					
CRT Connector					
Size A3	Document Number				Rev SD
S-Class Intel					
Date:	Wednesday, October 28, 2009		Sheet	31	of 62


<http://hobi-elektronika.net>

# LVDS CONNECTOR



## LCD / INVERTER INTERFACE / CAMERA



### Camera Power&Interface



### LCD Power&Discharge




<Core Design>

<b>wistron</b>		<b>Wistron Incorporated</b> 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<b>LCD/Inverter Connector/CAM/LED</b>			
Size	Document Number	Rev	
Custom	<b>S-Class Intel</b>	SU	
Date:	Wednesday, October 28, 2009	Sheet	32 of 62


<http://hobi-elektronika.net>

M93





## PCH Level Shift

PC1	PC0	(dB)
0	0	8
0	1	4
1	0	12
1	1	0




## DIS HPD

## UMA HPD



<http://hobi-elektronika.net>

## HDMI CONNECTOR

33



## HDMI DDC



&lt;Core Design&gt;


wistron

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title	Document Number	Rev
HDMI CONN.	S-Class Intel	SD
Date:	Wednesday, October 28, 2009	Sheet 33 of 62

## SATA LED FOR HDD

090630-1



## Fingerprint


<http://hobi-elektronika.net>


&lt;Core Design&gt;


**wistron**

 Wistron Incorporated  
 21F, 88, Hsin Tai Wu Rd  
 Hsichih, Taipei




Title	<b>SATA&amp;CAP LED&amp;GOLDEN FINGER</b>		
Size	A3	Document Number	Rev
		<b>S-Class Intel</b>	<b>SD</b>
Date:	Wednesday, October 28, 2009	Sheet	34 of 62

## 35)









IF NOT OVER CLOCKING, LED\_ACT# WILL ACT HIGH

Check LAN chip for LED\_ACT# function  
on RJ45 connector pin define.

<http://hobi-elektronika.net>

<Core Design>


**wistron**

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title		<b>Magnetic &amp; RJ45</b>	
Size	Document Number	<b>S-Class Intel</b>	
A3			Rev
Date:	Wednesday, October 28, 2009	Sheet	37 of 62
		SD	

# Card Reader USB Interface RTS5138-GR-GP

38




## EMI Reserve Cap



090829-1

## 4 IN1 CARD-READER (SD/SD IO/MMC/MMC4.0/MS/MS PRO/XD)





<Core Design>

		<b>Wistron Incorporated</b> 21F, 88, Hsin Tai Wu Rd Hsichih, Taipei	
Title			
<b>CardReader RTS5138</b>			
Size	Document Number		Rev
A3	<b>S-Class Intel</b>		SD
Date:	Wednesday, October 28, 2009	Sheet	38 of 62



<http://hobi-elektronika.net>

# Mini-Card--WLAN

## Half minicard



## ACCELEROMETER



<Core Design>

**wistron**



Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title			
Mini-Card/Accelerometer			
Size	Document Number	Rev	
A3	S-Class Intel	S	
Date:	Wednesday, October 28, 2009	Sheet	39 of 62

<http://hobi-elektronika.net>


# Mini-Card--WWAN

## Full minicard




# SIM Card Slot

40



# WIRELESS LED Control



<http://hobi-elektronika.net>

<Core Design>


**wistron**

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title	Mini-Card/Accelerometer		
Size	A3	Document Number	Rev
		S-Class Intel	
Date:	Wednesday, October 28, 2009	Sheet	40 of 62
		SD	



**Port A---> Ext Mic**  
**Port B---> HP**  
**Port C---> Int Mic**  
**Port D---> SPKR**  
**Port E---> FREE**  
**Port F---> FREE**




## SENSE Detect



## Digital GND & AUD AGND


Place close to Codec chip



audio ground must be connect to digital ground with an 80 mil copper bridge located directly under codec to prevent ESD latch up.

<http://hobi-elektronika.net>

PC BEEP




&lt;Core Design&gt;




**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title			
<b>AUDIO 92HD80 / OP AMP</b>			
Size	Document Number	Rev	
A3	<b>S-Class Intel</b>	S	
Date:	Wednesday, October 28, 2009	Sheet	41 of 62

[illegible]


Note : C963 & C964 need close Audio codec IC



## HeadPhone OUT




## Audio Board Connector






## Left Side USB + ESATA Port





## Right Side USB x 2



## BT CONN.

### BT Connector



<Core Design>


**wistron**

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei


Title				Rev
USB / BT Connector				
Size	Document Number			
A3	S-Class Intel			
Date:	Wednesday, October 28, 2009	Sheet	44 of 62	S

<http://hobi-elektronika.net>










<http://hobi-elektronika.net>







## MDC 1.5 Conn.





Touch Pad CONN.





## +3VALW to +3VS Transfer



## +5VALW to +5VS Transfer



## Discharge circuit-1




&lt;Core Design&gt;

wistron

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title			
DC/DC Circuit			
Size	Document Number	Rev	
A3		SD	
Date:	Wednesday, October 28, 2009	Sheet	48 of 62

<http://hobi-elektronika.net>



<http://hobi-elektronika.net>

<Core Design>

**wistron**

Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title

**POK CKT**

Size  
A3

Document Number

**S-Class Intel**

Rev


**SD**

Date: Wednesday, October 28, 2009

Sheet 49 of 62

# Power Block Diagram


50




<http://hobi-elektronika.net>



### *Adaptor in to generate DCBATOUT*




## BATTERY CONNECTOR




<http://hobi-elektronika.net>

&lt;Core Design&gt;




<http://hobi-elektronika.net>




	RT8205A	RT8223
Q40 Q41	Install	Non-Install
R694	Non-Install	Non-Install
R669	Non-Install	Non-Install
R710	Install	Install
R716	Non-Install	Non-Install
R693	Install	Install
R709	Install	Install
R687	Non-Install	Non-Install

R669	Non-Install	Install
R710	Install	Install
R716	Non-Install	Non-Install
R693	Install	Install
R709	Install	Install
R687	Non-Install	Non-Install




<http://hobi-elektronika.net>




<http://hobi-elektronika.net>






$$V_o = 0.8 * (1 + (R_T / R_B))$$



$$V_O = 0.8 * (1 + (R_1/R_2))$$



$$V_o = 0.8 * (1 + (R_1/R_2))$$

&lt;Core Design&gt;


**Wistron Incorporated**  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Size A3	Document Number <b>S-Class Intel</b>	Rev SD
------------	---	-----------










<http://hobi-elektronika.net>



<Core Design>



Wistron Incorporated  
21F, 88, Hsin Tai Wu Rd  
Hsichih, Taipei

Title

**Change Notes List**

Size  
A3

Document Number

Rev  
SD

Date: Wednesday, October 28, 2009

Sheet 62 of 62